YENISI - I : WINTER - 2016

Subject : Computer Organization and Architecture

•		S.D.E. Time: 10.00 A.M. TO 1.00 P. Max Marks: 80 Total Page	
N.B.:	1) 2)	Solve any FIVE questions from Section-I and any TWO questions from Section-II. Both the sections should be written in the SAME answer book.	
	3)	Figures to the RIGHT indicate full marks.	
		SECTION-I	
Q.1	Expl	ain the functioning of binary counter with help of logic circuit in detail.	(10)
Q.2	Expl a) b) c)	ain the terms: Register transfer Shift register Logic gates	(10)
Q.3	Describe DMA transfer in detail. (10)		
Q.4		uss various types of mapping techniques associated with cache memory with merits and demerits.	(10)
Q.5	Explain interrupt cycle with help of flow chart. (1		
Q.6	Diffe a) b)	erentiate between: Hardwired control unit and Micro-programmed control unit. Synchronous data transfer and Asynchronous data transfer.	(10)
Q. 7	Writ a) b) c)	e short notes on any TWO of the following: Stack organization Half adder Multiplication algorithm	(10)
		SECTION-II	
Q.8	a) i) ii)	Simplify the following with K map. F $(x, y, z) = \Sigma (0, 2, 3, 4, 6)$ F $(a, b, c, d) = \Sigma (0, 1, 2, 4, 5, 7, 11, 15)$.	(10)
	b)	Show that J and K flip-flop can be converted to D flip-flop with an inverter between J and K inputs.	(05)
Q.9	A sequential circuit has two D flip flops A and B, one inputs x and one output z. The flip-flop input equations and circuit outputs are as follows: $ \begin{aligned} D_A &= Ax + Bx \\ D_B &= A'x' \\ z &= Ax + B'x \end{aligned} $		(15)
	a) (b)	Draw the logic diagrams of the circuit. Tabulate the state table.	
Q.10	a) i) ii) iii)	Solve the following: Find 2' complement of 1101110. 1111001 – 0011011 101101 * 110	(10)
	b)	Give the CISC characteristics. * * *	(05)